Sciweavers

974 search results - page 79 / 195
» Simulation blocks for TOSSIM-T2
Sort
View
ICCS
2005
Springer
14 years 3 months ago
Collecting and Exploiting Cache-Reuse Metrics
Abstract. The increasing gap of processor and main memory performance underlines the need for cache-optimizations, especially on memoryintensive applications. Tools which are able ...
Josef Weidendorfer, Carsten Trinitis
PARA
2004
Springer
14 years 3 months ago
Cache Optimizations for Iterative Numerical Codes Aware of Hardware Prefetching
Cache optimizations typically include code transformations to increase the locality of memory accesses. An orthogonal approach is to enable for latency hiding by introducing prefet...
Josef Weidendorfer, Carsten Trinitis
ISCAS
2003
IEEE
82views Hardware» more  ISCAS 2003»
14 years 3 months ago
On the feasibility of application of class E RF power amplifiers in UMTS
This paper investigates the feasibility of the application of class E RF power amplifiers in UMTS. A typical class E circuit has been designed and simulated, in conjunction with ...
Dusan M. Milosevic, Johan van der Tang, Arthur H. ...
CIC
2006
115views Communications» more  CIC 2006»
13 years 11 months ago
A Tone Dual-Channel DMAC Protocol in Location Unaware Ad Hoc Networks
- Directional antennas are used to improve spatial reuse, but have the problem of deafness. The DUDMAC protocol [9] uses the ORTS, OCTS, DDATA, and DACK mechanisms and a blocking a...
Eun-Ju Lee, Chang-Nam Kang, DoHyung Han, Doo-Yeong...
OSDI
1996
ACM
13 years 11 months ago
A Trace-Driven Comparison of Algorithms for Parallel Prefetching and Caching
High-performance I/O systems depend on prefetching and caching in order to deliver good performance to applications. These two techniques have generally been considered in isolati...
Tracy Kimbrel, Andrew Tomkins, R. Hugo Patterson, ...