Sciweavers

181 search results - page 33 / 37
» Simulation of High-Performance Memory Allocators
Sort
View
CORR
2011
Springer
181views Education» more  CORR 2011»
13 years 5 months ago
Study of Throughput and Delay in Finite-Buffer Line Networks
—In this work, we study the effects of finite buffers on the throughput and delay of line networks with erasure links. We identify the calculation of performance parameters such...
Badri N. Vellambi, Nima Torabkhani, Faramarz Fekri
ISCA
2003
IEEE
116views Hardware» more  ISCA 2003»
14 years 4 months ago
A "Flight Data Recorder" for Enabling Full-System Multiprocessor Deterministic Replay
Debuggers have been proven indispensable in improving software reliability. Unfortunately, on most real-life software, debuggers fail to deliver their most essential feature — a...
Min Xu, Rastislav Bodík, Mark D. Hill
RTAS
2002
IEEE
14 years 3 months ago
Achieving End-to-end Predictability in the TAO Real-time CORBA ORB
End-to-end predictability of operations is essential for many fixed-priority distributed real-time and embedded (DRE) applications, such as command and control systems, manufactu...
Irfan Pyarali, Douglas C. Schmidt, Ron Cytron
JTRES
2010
ACM
13 years 11 months ago
WCET driven design space exploration of an object cache
In order to guarantee that real-time systems meet their timing specification, static execution time bounds need to be calculated. Not considering execution time predictability led...
Benedikt Huber, Wolfgang Puffitsch, Martin Schoebe...
TVCG
2002
156views more  TVCG 2002»
13 years 10 months ago
A Hardware-Assisted Scalable Solution for Interactive Volume Rendering of Time-Varying Data
We present a scalable volume rendering technique that exploits lossy compression and low-cost commodity hardware to permit highly interactive exploration of time-varying scalar vol...
Eric B. Lum, Kwan-Liu Ma, John Clyne