1304 search results - page 91 / 261 » Simulation of Soliton Circuits |
136
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
We present a robust, automated oscillator macromodeling technique for extracting comprehensive phase and amplitude macromodels from oscillators' SPICE circuit descriptions. Th...
168
click to vote
DAC
2000
ACM
16 years 7 months ago
2000
ACM
We recently introduced symbolic timing simulation (STS) using data-dependent delays as a tool for verifying the timing of fullcustom transistor-level circuit designs, and for the ...
120
click to vote
ATS
1998
IEEE
15 years 10 months ago
1998
IEEE
This paper presents the design and simulation method for developing a RISC-based 32-bit embedded on-board computer. Instead of the conventional breadboarded prototype, (1) we used...
167
click to vote
ICCD
1995
IEEE
15 years 9 months ago
1995
IEEE
– This paper describes a new technique for extracting clock-level finite state machines(FSMs) from transistor netlists using symbolic simulation. The transistor netlist is prepr...
193
click to vote
WSC
2007
15 years 8 months ago
2007
Adaptive Time Warp protocols in the literature are usually based on a pre-defined analytic model of the system, expressed as a closed form function that maps system state to cont...