— This video presents a humanoid two-arm system developed as a research platform for studying dexterous twohanded manipulation. The system is based on the modular DLR-Lightweight...
Due to wire delay scalability and bandwidth limitations inherent in shared buses and dedicated links, packet-switched on-chip interconnection networks are fast emerging as the per...
Amit Kumar 0002, Li-Shiuan Peh, Partha Kundu, Nira...
Although CMOS feature size scaling has been the source of dramatic performance gains, it has lead to mounting reliability concerns due to increasing power densities and on-chip te...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...
Interest in underwater acoustic networks has grown rapidly with the desire to monitor the large portion of the world covered by oceans. Fundamental differences between underwater a...
Michele Zorzi, Paolo Casari, Nicola Baldo, Albert ...
Gate sizing in VLSI design is a widely-used method for power or area recovery subject to timing constraints. Several previous works have proposed gate sizing heuristics for power ...