Sciweavers

205 search results - page 14 / 41
» SoC Design and Test Considerations
Sort
View
SEE
1997
Springer
13 years 11 months ago
An environment for object-oriented real-time systems design
A concise object-oriented method for the development of real-time systems has been composed. Hardware components are modelled by (sofnuare) base objects; base objects are controll...
Rob L. W. van de Weg, Rolf Engmann, Raoul van de H...
ISCAS
2008
IEEE
141views Hardware» more  ISCAS 2008»
14 years 1 months ago
AMBA AHB bus potocol checker with efficient debugging mechanism
—Bus-based system-on-chip (SoC) design becomes the major integration methods for shorting design cycle and time-tomarket, thus how to verify IP functionality on bus protocol is a...
Yi-Ting Lin, Chien-Chou Wang, Ing-Jer Huang
HIS
2009
13 years 4 months ago
Design Methodology of a Fault Aware Controller Using an Incipient Fault Diagonizer
The problem of failure diagnosis has received a considerable attention in the domain of reliability engineering, process control and computer science. The increasing stringent req...
Joydeb Roychoudhury, Tribeni Prasad Banerjee, Anup...
ASYNC
2003
IEEE
73views Hardware» more  ASYNC 2003»
14 years 22 hour ago
Self-Timed Ring for Globally-Asynchronous Locally-Synchronous Systems
The lack of proven mechanisms for transferring data between multiple synchronous islands has been a major impediment for applying globally asynchronous locally synchronous (GALS) ...
Thomas Villiger, Hubert Kaeslin, Frank K. Gür...
ICCD
2006
IEEE
131views Hardware» more  ICCD 2006»
14 years 3 months ago
Power-Constrained SOC Test Schedules through Utilization of Functional Buses
— In this paper, we are proposing a core-based test methodology that utilizes the functional bus for test stimuli and response transportation. An efficient algorithm for the gen...
Fawnizu Azmadi Hussin, Tomokazu Yoneda, Alex Orail...