Sciweavers

205 search results - page 8 / 41
» SoC Design and Test Considerations
Sort
View
IS
2007
13 years 6 months ago
Security Attack Testing (SAT) - testing the security of information systems at design time
For the last few years a considerable number of efforts have been devoted into integrating security issues into information systems development practices. This has led to a number...
Haralambos Mouratidis, Paolo Giorgini
UML
2004
Springer
14 years 1 days ago
System-on-Chip Verification Process Using UML
Abstract. In this paper, we propose a verification methodology for System-OnChip (SoC) design using Unified Modeling Language (UML). We introduce UML as a formal model to analyze a...
Qiang Zhu, Tsuneo Nakata, Masataka Mine, Kenichiro...
DAC
2006
ACM
14 years 7 months ago
Scheduling-based test-case generation for verification of multimedia SoCs
Multimedia SoCs are characterized by a main controller that directs the activity of several cores, each of which is in charge of a stage in the processing of a media stream. The v...
Amir Nahir, Avi Ziv, Roy Emek, Tal Keidar, Nir Ron...
MTDT
2003
IEEE
164views Hardware» more  MTDT 2003»
13 years 12 months ago
Applying Defect-Based Test to Embedded Memories in a COT Model
ct Defect-based testing for digital logic concentrates primarily on methods of test application, including for example at-speed structural tests and IDDQ testing. In contrast, defe...
Robert C. Aitken
DAC
2006
ACM
14 years 20 days ago
Design in reliability for communication designs
Silicon design implementation has become increasingly complex with the deep submicron technologies such as 90nm and below. It is common to see multiple processor cores, several ty...
Uday Reddy Bandi, Murty Dasaka, Pavan K. Kumar