Sciweavers

7329 search results - page 1428 / 1466
» Software Architectural Transformation
Sort
View
MICRO
2009
IEEE
132views Hardware» more  MICRO 2009»
14 years 5 months ago
EazyHTM: eager-lazy hardware transactional memory
Transactional Memory aims to provide a programming model that makes parallel programming easier. Hardware implementations of transactional memory (HTM) suffer from fewer overhead...
Sasa Tomic, Cristian Perfumo, Chinmay Eishan Kulka...
MICRO
2009
IEEE
168views Hardware» more  MICRO 2009»
14 years 5 months ago
Ordering decoupled metadata accesses in multiprocessors
Hardware support for dynamic analysis can minimize the performance overhead of useful applications such as security checks, debugging, and profiling. To eliminate implementation ...
Hari Kannan
MICRO
2009
IEEE
326views Hardware» more  MICRO 2009»
14 years 5 months ago
DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage
Data structures define how values being computed are stored and accessed within programs. By recognizing what data structures are being used in an application, tools can make app...
Changhee Jung, Nathan Clark
ISW
2009
Springer
14 years 5 months ago
Hardware-Assisted Application-Level Access Control
Abstract. Applications typically rely on the operating system to enforce access control policies such as MAC, DAC, or other policies. However, in the face of a compromised operatin...
Yu-Yuan Chen, Ruby B. Lee
OTM
2009
Springer
14 years 5 months ago
Semantic Event Correlation Using Ontologies
Complex event processing (CEP) is a software architecture paradigm that aims at low latency, high throughput, and quick adaptability of applications for supporting and improving ev...
Thomas Moser, Heinz Roth, Szabolcs Rozsnyai, Richa...
« Prev « First page 1428 / 1466 Last » Next »