Sciweavers

264 search results - page 42 / 53
» Software Protection by Hardware and Obfuscation
Sort
View
140
Voted
CASES
2005
ACM
15 years 5 months ago
SECA: security-enhanced communication architecture
In this work, we propose and investigate the idea of enhancing a System-on-Chip (SoC) communication architecture (the fabric that integrates system components and carries the comm...
Joel Coburn, Srivaths Ravi, Anand Raghunathan, Sri...
138
Voted
ICCD
2006
IEEE
97views Hardware» more  ICCD 2006»
16 years 8 days ago
Pesticide: Using SMT Processors to Improve Performance of Pointer Bug Detection
Pointer bugs associated with dynamically-allocated objects resulting in out-of-bounds memory access are an important class of software bugs. Because such bugs cannot be detected e...
Jin-Yi Wang, Yen-Shiang Shue, T. N. Vijaykumar, Sa...
184
Voted
ASPLOS
2012
ACM
13 years 11 months ago
Aikido: accelerating shared data dynamic analyses
Despite a burgeoning demand for parallel programs, the tools available to developers working on shared-memory multicore processors have lagged behind. One reason for this is the l...
Marek Olszewski, Qin Zhao, David Koh, Jason Ansel,...
127
Voted
IOLTS
2008
IEEE
102views Hardware» more  IOLTS 2008»
15 years 9 months ago
Integrating Scan Design and Soft Error Correction in Low-Power Applications
— Error correcting coding is the dominant technique to achieve acceptable soft-error rates in memory arrays. In many modern circuits, the number of memory elements in the random ...
Michael E. Imhof, Hans-Joachim Wunderlich, Christi...
122
Voted
HIPC
2007
Springer
15 years 9 months ago
qTLB: Looking Inside the Look-Aside Buffer
Rapid evolution of multi-core platforms is putting additional stress on shared processor resources like TLB. TLBs have mostly been private resources for the application running on ...
Omesh Tickoo, Hari Kannan, Vineet Chadha, Ramesh I...