Sciweavers

2512 search results - page 435 / 503
» Software Transactional Memory
Sort
View
109
Voted
CLUSTER
2008
IEEE
15 years 9 months ago
Intelligent compilers
—The industry is now in agreement that the future of architecture design lies in multiple cores. As a consequence, all computer systems today, from embedded devices to petascale ...
John Cavazos
111
Voted
IEEEPACT
2008
IEEE
15 years 8 months ago
The PARSEC benchmark suite: characterization and architectural implications
This paper presents and characterizes the Princeton Application Repository for Shared-Memory Computers (PARSEC), a benchmark suite for studies of Chip-Multiprocessors (CMPs). Prev...
Christian Bienia, Sanjeev Kumar, Jaswinder Pal Sin...
113
Voted
IPPS
2008
IEEE
15 years 8 months ago
Lattice Boltzmann simulation optimization on leading multicore platforms
We present an auto-tuning approach to optimize application performance on emerging multicore architectures. The methodology extends the idea of searchbased performance optimizatio...
Samuel Williams, Jonathan Carter, Leonid Oliker, J...
ISORC
2008
IEEE
15 years 8 months ago
Hardware Objects for Java
Java, as a safe and platform independent language, avoids access to low-level I/O devices or direct memory access. In standard Java, low-level I/O it not a concern; it is handled ...
Martin Schoeberl, Christian Thalinger, Stephan Kor...
127
Voted
RTCSA
2008
IEEE
15 years 8 months ago
CREAM: A Generic Build-Time Component Framework for Distributed Embedded Systems
A component framework plays an important role in CBSD as it determines how software components are developed, packaged, assembled and deployed. A desirable component framework for...
Chetan Raj, Jiyong Park, Jungkeun Park, Seongsoo H...