Sciweavers

1406 search results - page 168 / 282
» Software trace cache
Sort
View
CC
2010
Springer
190views System Software» more  CC 2010»
14 years 5 months ago
Is Reuse Distance Applicable to Data Locality Analysis on Chip Multiprocessors?
On Chip Multiprocessors (CMP), it is common that multiple cores share certain levels of cache. The sharing increases the contention in cache and memory-to-chip bandwidth, further h...
Yunlian Jiang, Eddy Z. Zhang, Kai Tian, Xipeng She...
ISCA
2005
IEEE
141views Hardware» more  ISCA 2005»
14 years 3 months ago
RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence
It has been shown that many requests miss in all remote nodes in shared memory multiprocessors. We are motivated by the observation that this behavior extends to much coarser grai...
Andreas Moshovos
ASPLOS
2008
ACM
14 years 7 days ago
Accelerating two-dimensional page walks for virtualized systems
Nested paging is a hardware solution for alleviating the software memory management overhead imposed by system virtualization. Nested paging complements existing page walk hardwar...
Ravi Bhargava, Ben Serebrin, Francesco Spadini, Sr...
ICSE
2008
IEEE-ACM
14 years 11 months ago
jPredictor: a predictive runtime analysis tool for java
JPREDICTOR is a tool for detecting concurrency errors in JAVA programs. The JAVA program is instrumented to emit property-relevant events at runtime and then executed. The resulti...
Feng Chen, Traian-Florin Serbanuta, Grigore Rosu
CSMR
2006
IEEE
14 years 4 months ago
Object-Oriented Legacy System Trace-based Logic Testing
When reengineering legacy systems, it is crucial to assess if the legacy behavior has been preserved or how it changed due to the reengineering effort. Ideally if a legacy system ...
Stéphane Ducasse, Tudor Gîrba, Roel W...