Sciweavers

596 search results - page 8 / 120
» Software transactional memory for multicore embedded systems
Sort
View
CLUSTER
2008
IEEE
14 years 2 months ago
Intelligent compilers
—The industry is now in agreement that the future of architecture design lies in multiple cores. As a consequence, all computer systems today, from embedded devices to petascale ...
John Cavazos
CASES
2007
ACM
13 years 11 months ago
Application driven embedded system design: a face recognition case study
The key to increasing performance without a commensurate increase in power consumption in modern processors lies in increasing both parallelism and core specialization. Core speci...
Karthik Ramani, Al Davis
SPAA
2009
ACM
14 years 8 months ago
Brief announcement: selfishness in transactional memory
In order to be efficient with selfish programmers, a multicore transactional memory (TM) system must be designed such that it is compatible with good programming incentives (GPI),...
Raphael Eidenbenz, Roger Wattenhofer
CGO
2009
IEEE
14 years 2 months ago
Reducing Memory Ordering Overheads in Software Transactional Memory
—Most research into high-performance software transactional memory (STM) assumes that transactions will run on a processor with a relatively strict memory model, such as Total St...
Michael F. Spear, Maged M. Michael, Michael L. Sco...
ICESS
2004
Springer
14 years 28 days ago
A New Approach for Predictable Hard Real-Time Transaction Processing in Embedded Database
Real-time transaction processing becomes concerns as embedded time coming rapidly. However, the transaction process in real-time embedded system still has some problems in resource...
Tianzhou Chen, Yi Lian, Jiangwei Huang