Sciweavers

104 search results - page 3 / 21
» Speculative execution on multi-GPU systems
Sort
View
ICS
2009
Tsinghua U.
14 years 1 months ago
Combining thread level speculation helper threads and runahead execution
With the current trend toward multicore architectures, improved execution performance can no longer be obtained via traditional single-thread instruction level parallelism (ILP), ...
Polychronis Xekalakis, Nikolas Ioannou, Marcelo Ci...
ASPLOS
1998
ACM
13 years 11 months ago
Data Speculation Support for a Chip Multiprocessor
Thread-level speculation is a technique that enables parallel execution of sequential applications on a multiprocessor. This paper describes the complete implementation of the sup...
Lance Hammond, Mark Willey, Kunle Olukotun
ISCA
2008
IEEE
185views Hardware» more  ISCA 2008»
13 years 6 months ago
From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware
Dynamic information flow tracking (also known as taint tracking) is an appealing approach to combat various security attacks. However, the performance of applications can severely...
Haibo Chen, Xi Wu, Liwei Yuan, Binyu Zang, Pen-Chu...
VEE
2012
ACM
218views Virtualization» more  VEE 2012»
12 years 2 months ago
Enhancing TCP throughput of highly available virtual machines via speculative communication
Checkpoint-recovery based virtual machine (VM) replication is an attractive technique for accommodating VM installations with high-availability. It provides seamless failover for ...
Balazs Gerofi, Yutaka Ishikawa
MICRO
2010
IEEE
242views Hardware» more  MICRO 2010»
13 years 4 months ago
ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory
Advanced Synchronization Facility (ASF) is an AMD64 hardware extension for lock-free data structures and transactional memory. It provides a speculative region that atomically exec...
Jae-Woong Chung, Luke Yen, Stephan Diestelhorst, M...