Sciweavers

4 search results - page 1 / 1
» Speculative trivialization point advancing in high-performan...
Sort
View
JSA
2007
115views more  JSA 2007»
13 years 6 months ago
Speculative trivialization point advancing in high-performance processors
Trivial instructions are those instructions whose output can be determined without performing the actual computation. This is due to the fact that for these instructions the outpu...
Ehsan Atoofian, Amirali Baniasadi
PPOPP
2005
ACM
14 years 4 days ago
Exposing speculative thread parallelism in SPEC2000
As increasing the performance of single-threaded processors becomes increasingly difficult, consumer desktop processors are moving toward multi-core designs. One way to enhance th...
Manohar K. Prabhu, Kunle Olukotun
ICS
2000
Tsinghua U.
13 years 10 months ago
Characterizing processor architectures for programmable network interfaces
The rapid advancements of networking technology have boosted potential bandwidth to the point that the cabling is no longer the bottleneck. Rather, the bottlenecks lie at the cros...
Patrick Crowley, Marc E. Fiuczynski, Jean-Loup Bae...
ICS
2004
Tsinghua U.
13 years 12 months ago
Cluster prefetch: tolerating on-chip wire delays in clustered microarchitectures
The growing dominance of wire delays at future technology points renders a microprocessor communication-bound. Clustered microarchitectures allow most dependence chains to execute...
Rajeev Balasubramonian