Sciweavers

2020 search results - page 274 / 404
» Speeding up Slicing
Sort
View
ISCAS
1994
IEEE
138views Hardware» more  ISCAS 1994»
14 years 2 months ago
High-Throughput Data Compressor Designs Using Content Addressable Memory
This paper presents a novel VLSI architecture for high-speed data compressor designs which implement the well-known LZ77 algorithm. The architecture mainly consists of three units...
Ren-Yang Yang, Chen-Yi Lee
ICS
1993
Tsinghua U.
14 years 2 months ago
The EM-4 Under Implicit Parallelism
: The EM-4 is a supercomputer that offers very fast inter processor communication and support for multi threading. In this paper we demonstrate that the EM-4, Together with an auto...
Lubomir Bic, Mayez A. Al-Mouhamed
AINTEC
2007
Springer
14 years 2 months ago
A Prototyping Environment for Wireless Multihop Networks
Relative to the impressive number of proposals addressing the multitude of challenges raised by IEEE 802.11-based wireless networks, few have known real implementation. In wireless...
Fehmi Ben Abdesslem, Luigi Iannone, Marcelo Dias d...
PKC
2010
Springer
162views Cryptology» more  PKC 2010»
14 years 2 months ago
Faster Pairing Computations on Curves with High-Degree Twists
Research on efficient pairing implementation has focussed on reducing the loop length and on using high-degree twists. Existence of twists of degree larger than 2 is a very restric...
Craig Costello, Tanja Lange, Michael Naehrig
DOCENG
2007
ACM
14 years 2 months ago
Speculative document evaluation
Optimisation of real world Variable Data printing (VDP) documents is a difficult problem because the interdependencies between layout functions may drastically reduce the number o...
Alexander J. Macdonald, David F. Brailsford, Steve...