Sciweavers

31 search results - page 5 / 7
» Statistical gate delay model for Multiple Input Switching
Sort
View
DAC
2008
ACM
14 years 7 months ago
Transistor level gate modeling for accurate and fast timing, noise, and power analysis
Current source based cell models are becoming a necessity for accurate timing and noise analysis at 65nm and below. Voltage waveform shapes are increasingly more difficult to repr...
S. Raja, F. Varadi, Murat R. Becer, Joao Geada
CAMAD
2006
IEEE
13 years 10 months ago
Improving quality of service for switched processing systems
Switched Processing Systems (SPS) capture the essence of a fundamental resource allocation problem in many modern communication, computer and manufacturing systems involving hetero...
Ying-Chao Hung, George Michailidis
PERCOM
2006
ACM
14 years 6 months ago
A Keystroke and Pointer Control Input Interface for Wearable Computers
The widespread adoption of mobile electronic devices and the advent of wearable computing has encouraged the development of compact alternatives to the keyboard and mouse. These i...
Farooq Ahmad, Petr Musílek
ICC
2007
IEEE
14 years 1 months ago
A Measurement Based Dynamic Policy for Switched Processing Systems
Abstract- Switched Processing Systems (SPS) represent a canonical model for many areas of applications of communication, computer and manufacturing systems. They are characterized ...
Ying-Chao Hung, George Michailidis
TAMC
2007
Springer
14 years 24 days ago
Improving the Average Delay of Sorting
In previous work we have introduced an average-case measure for the time complexity of Boolean circuits – that is the delay between feeding the input bits into a circuit and the ...
Andreas Jakoby, Maciej Liskiewicz, Rüdiger Re...