Sciweavers

    246 search results - page 16 / 50
    » Statistical gate sizing for timing yield optimization
    Sort
    View
    COMCOM
    2010
    116views more  COMCOM 2010»
    Optimal frame size analysis for framed slotted ALOHA based RFID networks
    13 years 7 months ago
    Optimal frame size analysis for framed slotted ALOHA based RFID networks
    Download  www.unf.edu
    We offer an analytical solution for the optimal frame size of the non-muting version of the Basic Frame Slotted ALOHA collision resolution protocol for RFID networks. Previous inv...
    Zornitza Genova Prodanoff
    claim paper
    Read More »
    BMCBI
    2007
    233views more  BMCBI 2007»
    160-fold acceleration of the Smith-Waterman algorithm using a field programmable gate array (FPGA)
    13 years 7 months ago
    160-fold acceleration of the Smith-Waterman algorithm using a field programmable gate array (FPGA)
    Download  www.biomedcentral.com
    Background: To infer homology and subsequently gene function, the Smith-Waterman (SW) algorithm is used to find the optimal local alignment between two sequences. When searching s...
    Isaac T. S. Li, Warren Shum, Kevin Truong
    claim paper
    Read More »
    VLSID
    1999
    IEEE
    93views VLSI» more  VLSID 1999»
    Spec-Based Repeater Insertion and Wire Sizing for On-chip Interconnect
    13 years 12 months ago
    Spec-Based Repeater Insertion and Wire Sizing for On-chip Interconnect
    Download  vlsi.ece.wisc.edu
    Recently Lillis, et al. presented an elegant dynamic programming approach to RC interconnect delay optimization through driver sizing, repeater insertion, and, wire sizing which e...
    Noel Menezes, Chung-Ping Chen
    claim paper
    Read More »
    FPGA
    2010
    ACM
    250views FPGA» more  FPGA 2010»
    Variation-aware placement for FPGAs with multi-cycle statistical timing analysis
    14 years 4 months ago
    Variation-aware placement for FPGAs with multi-cycle statistical timing analysis
    Download  www.icims.csl.uiuc.edu
    Deep submicron processes have allowed FPGAs to grow in complexity and speed. However, such technology scaling has caused FPGAs to become more susceptible to the effects of process...
    Gregory Lucas, Chen Dong, Deming Chen
    claim paper
    Read More »
    ICCAD
    2006
    IEEE
    103views Hardware» more  ICCAD 2006»
    A statistical framework for post-silicon tuning through body bias clustering
    14 years 4 months ago
    A statistical framework for post-silicon tuning through body bias clustering
    Download  www.cecs.uci.edu
    Adaptive body biasing (ABB) is a powerful technique that allows post-silicon tuning of individual manufactured dies such that each die optimally meets the delay and power constrai...
    Sarvesh H. Kulkarni, Dennis Sylvester, David Blaau...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.