Sciweavers

114 search results - page 15 / 23
» Sub-threshold design: the challenges of minimizing circuit e...
Sort
View
INTEGRATION
2008
183views more  INTEGRATION 2008»
13 years 7 months ago
Network-on-Chip design and synthesis outlook
With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor SystemsOn-Chip (MPSoCs) consisting of complex integrated component...
David Atienza, Federico Angiolini, Srinivasan Mura...
JCM
2006
129views more  JCM 2006»
13 years 7 months ago
T-ANT: A Nature-Inspired Data Gathering Protocol for Wireless Sensor Networks
There are many difficult challenges ahead in the design of an energy-efficient communication stack for wireless sensor networks. Due to the severe sensor node constraints, protocol...
S. Selvakennedy, Sukunesan Sinnappan, Yi Shang
TCAD
2008
88views more  TCAD 2008»
13 years 7 months ago
Self-Adaptive Data Caches for Soft-Error Reliability
Soft-error induced reliability problems have become a major challenge in designing new generation microprocessors. Due to the on-chip caches' dominant share in die area and tr...
Shuai Wang, Jie S. Hu, Sotirios G. Ziavras
VLSID
2009
IEEE
143views VLSI» more  VLSID 2009»
14 years 8 months ago
SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems
Dynamic reconfiguration techniques are widely used for efficient system optimization. Dynamic cache reconfiguration is a promising approach for reducing energy consumption as well...
Weixun Wang, Prabhat Mishra, Ann Gordon-Ross
QSHINE
2009
IEEE
14 years 2 months ago
Joint Optimization of System Lifetime and Network Performance for Real-Time Wireless Sensor Networks
Maximizing the aggregate network utility and minimizing the network energy consumption are important but conflict goals in wireless sensor networks. Challenges arise due to the app...
Lei Rao, Xue Liu, Jian-Jia Chen, Wenyu Liu