VLSID 2009 - PDF Preprint Papers

VLSID 2009 International Conference on VLSI Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSID-2009 Paper

click to vote

VLSID
2009
IEEE

223views VLSI» more VLSID 2009»

Novel MOS Decoupling Capacitor Optimization Technique for Nanotechnologies

15 years 1 days ago

Download khorshid.ut.ac.ir

Designing MOS decoupling capacitors (DECAPs) in nanotechnologies provides many challenges due to the existing trade-offs among transient time response behavior, area, and gate lea...

Bardia Bozorgzadeh, Ali Afzali-Kusha

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	223	Novel MOS Decoupling Capacitor Optimization Technique for Nanotechnologies	claim
2	220	A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection	claim
3	182	Fuzzy Logic Based Guidance to Graph Grammar Framework for Automated Analog Circuit Design	claim
4	177	Accelerating System-Level Design Tasks Using Commodity Graphics Hardware: A Case Study	claim
5	170	Code Transformations for TLB Power Reduction	claim
6	155	Unified Challenges in Nano-CMOS High-Level Synthesis	claim
7	150	TIGUAN: Thread-Parallel Integrated Test Pattern Generator Utilizing Satisfiability ANalysis	claim
8	148	DFX and Productivity	claim
9	144	Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications	claim
10	143	SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems	claim
11	142	Floorplanning for Partial Reconfiguration in FPGAs	claim
12	141	A Comparison of Approaches to Carrier Generation for Zigbee Transceivers	claim
13	139	Improving Scalability and Per-Core Performance in Multi-Cores through Resource Sharing and Reconfiguration	claim
14	130	Reversible Logic Synthesis with Output Permutation	claim
15	119	Single Ended Static Random Access Memory for Low-Vdd, High-Speed Embedded Systems	claim
16	115	Efficient Techniques for Directed Test Generation Using Incremental Satisfiability	claim
17	110	Security and Dependability of Embedded Systems: A Computer Architects' Perspective	claim
18	108	Metric Based Multi-Timescale Control for Reducing Power in Embedded Systems	claim
19	107	Temperature Aware Scheduling for Embedded Processors	claim
20	99	Forecasting-Based Dynamic Virtual Channels Allocation for Power Optimization of Network-on-Chips	claim
21	96	Efficient Placement of Compressed Code for Parallel Decompression	claim
22	87	Soft Error Rates with Inertial and Logical Masking	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers