Sciweavers

106 search results - page 5 / 22
» Symbolic Debugging Scheme for Optimized Hardware and Softwar...
Sort
View
ASPLOS
2012
ACM
12 years 4 months ago
Path-exploration lifting: hi-fi tests for lo-fi emulators
Processor emulators are widely used to provide isolation and instrumentation of binary software. However they have proved difficult to implement correctly: processor specificati...
Lorenzo Martignoni, Stephen McCamant, Pongsin Poos...
IWMM
2010
Springer
173views Hardware» more  IWMM 2010»
14 years 1 months ago
CETS: compiler enforced temporal safety for C
Temporal memory safety errors, such as dangling pointer dereferences and double frees, are a prevalent source of software bugs in unmanaged languages such as C. Existing schemes t...
Santosh Nagarakatte, Jianzhou Zhao, Milo M. K. Mar...
IMC
2010
ACM
13 years 6 months ago
Comparing and improving current packet capturing solutions based on commodity hardware
Capturing network traffic with commodity hardware has become a feasible task: Advances in hardware as well as software have boosted off-the-shelf hardware to performance levels th...
Lothar Braun, Alexander Didebulidze, Nils Kammenhu...
FCCM
2006
IEEE
106views VLSI» more  FCCM 2006»
14 years 2 months ago
Scalable Hardware Architecture for Real-Time Dynamic Programming Applications
Abstract— This paper introduces a novel architecture for performing the core computations required by dynamic programming (DP) techniques. The latter pertain to a vast range of a...
Brad Matthews, Itamar Elhanany
ARC
2010
Springer
183views Hardware» more  ARC 2010»
13 years 9 months ago
Integrated Design Environment for Reconfigurable HPC
Using FPGAs to accelerate High Performance Computing (HPC) applications is attractive, but has a huge associated cost: the time spent, not for developing efficient FPGA code but fo...
Lilian Janin, Shoujie Li, Doug Edwards