Sciweavers

970 search results - page 78 / 194
» Symbolic timing simulation using cluster scheduling
Sort
View
ICCD
1993
IEEE
111views Hardware» more  ICCD 1993»
14 years 2 months ago
Ravel-XL: A Hardware Accelerator for Assigned-Delay Compiled-Code Logic Gate Simulation
Ravel-XL is a single-boardhardware accelerator for gate-level digital logic simulation. It uses a standard levelizedcode approach to statically schedule gate evaluations.However, u...
Michael A. Riepe, João P. Marques Silva, Ka...
WSC
2008
14 years 10 days ago
Simulation of modular building construction
Modular construction has the advantage of producing structures quickly and efficiently, while not requiring the resources to build a structure to be co-located with the constructi...
Osama M. Mohsen, Paul J. Knytl, Basel Abdulaal, Ja...
IPPS
2005
IEEE
14 years 3 months ago
Improving and Stabilizing Parallel Computer Performance Using Adaptive Backfilling
The scheduler is a key component in determining the overall performance of a parallel computer, and as we show here, the schedulers in wide use today exhibit large unexplained gap...
David Talby, Dror G. Feitelson
WOWMOM
2006
ACM
92views Multimedia» more  WOWMOM 2006»
14 years 4 months ago
Inter-Regional Messenger Scheduling in Delay Tolerant Mobile Networks
The evolution of wireless devices along with the increase in user mobility have created new challenges such as network partitioning and intermittent connectivity. These new challe...
Khaled A. Harras, Kevin C. Almeroth
SC
2005
ACM
14 years 3 months ago
Scheduling speculative tasks in a compute farm
Users often behave speculatively, submitting work that initially they do not know is needed. Farm computing often consists of single node speculative tasks issued by, e.g., bioinf...
David Petrou, Garth A. Gibson, Gregory R. Ganger