Sciweavers

243 search results - page 7 / 49
» Synchronous Elastic Circuits
Sort
View
ICDCS
2003
IEEE
14 years 1 months ago
Elastic Vector Time
In recent years there has been an increasing demand to build ”soft” real-time applications on top of asynchronous distributed systems. Designing and implementing such applicat...
Christof Fetzer, Michel Raynal
ICCD
1995
IEEE
51views Hardware» more  ICCD 1995»
14 years 3 days ago
Implementing a STARI chip
STARI is a high-speed signaling technique that uses both synchronous and self-timed circuits. To demonstrate STARI, a chip has been fabricated using the MOSIS 2 CMOS process. In a...
Mark R. Greenstreet
FORTE
1998
13 years 10 months ago
Hardware synthesis from protocol specifications in LOTOS
: In this paper, we propose a technique for hardware implementation of protocol specifications in LOTOS. For the purpose, we define a new model called synchronous EFSMs consisting ...
Keiichi Yasumoto, Akira Kitajima, Teruo Higashino,...
ATS
1997
IEEE
87views Hardware» more  ATS 1997»
14 years 24 days ago
A Genetic Algorithm for the Computation of Initialization Sequences for Synchronous Sequential Circuits
Testing circuits which do not include a global reset signal requires either complex ATPG algorithms based on 9- or even 256-valued algebras, or some suitable method to generate in...
Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo,...
ICCD
1997
IEEE
78views Hardware» more  ICCD 1997»
14 years 23 days ago
A new Approach for Initialization Sequences Computation for Synchronous Sequential Circuits
This paper presents a new approach to the automated generation of an initialization sequence for synchronous sequential circuits. Finding an initialization sequence is a hard task...
Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo,...