Sciweavers

47 search results - page 4 / 10
» Synchronous Transfer Architecture (STA)
Sort
View
MICRO
2010
IEEE
172views Hardware» more  MICRO 2010»
15 years 2 months ago
Architectural Support for Fair Reader-Writer Locking
Abstract--Many shared-memory parallel systems use lockbased synchronization mechanisms to provide mutual exclusion or reader-writer access to memory locations. Software locks are i...
Enrique Vallejo, Ramón Beivide, Adriá...
ICCAD
2005
IEEE
98views Hardware» more  ICCAD 2005»
15 years 10 months ago
An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems
— This paper presents an architecture and a wrapper synthesis approach for the design of multi-clock systems-on-chips. We build upon the initial work on multi-clock latency-insen...
Ankur Agiwal, Montek Singh
ISCAS
2005
IEEE
166views Hardware» more  ISCAS 2005»
15 years 10 months ago
Extending SystemC to support mixed discrete-continuous system modeling and simulation
—Systems on chip are more and more heterogeneous and include software, analog/RF and digital hardware, and non-electronic components such as sensors or actuators. The design and ...
Alain Vachoux, Christoph Grimm, Karsten Einwich
ENTCS
2006
163views more  ENTCS 2006»
15 years 4 months ago
Design Challenges for a Differential-Power-Analysis Aware GALS-based AES Crypto ASIC
In recent years several successful GALS realizations have been presented. The core of a GALS system is a locally synchronous island that is designed using industry standard synchr...
Frank K. Gürkaynak, Stephan Oetiker, Hubert K...
ATAL
2005
Springer
15 years 10 months ago
Multiagent coordination by Extended Markov Tracking
We present here Extended Markov Tracking (EMT), a computationally tractable method for the online estimation of Markovian system dynamics, along with experimental support for its ...
Zinovi Rabinovich, Jeffrey S. Rosenschein