Sciweavers

10159 search results - page 115 / 2032
» System Design Validation Using Formal Models
Sort
View
APCCM
2008
13 years 9 months ago
Context Analysis: Toward Pragmatics of Web Information Systems Design
On a high level of abstraction a Web Information System (WIS) can be described by a storyboard, which stract way specifies who will be using the system, in which way and for which...
Hui Ma, Klaus-Dieter Schewe, Bernhard Thalheim
ECBS
2000
IEEE
115views Hardware» more  ECBS 2000»
14 years 17 days ago
Discrete Event System Specification (DEVS) and StateMate StateCharts Equivalence for Embedded Systems Modeling
Recently, modeling has received a lot of attention in the design of embedded computing systems. StateCharts is one of the modeling specifications which has been successfully imple...
Stephan Schulz II, T. C. Ewing, Jerzy W. Rozenblit
HICSS
2009
IEEE
151views Biometrics» more  HICSS 2009»
14 years 3 months ago
Integrating Formal Analysis and Design to Preserve Security Properties
The use of formal methods has long been advocated in the development of secure systems. Yet, methods for deriving design from requirements that guarantee retention of the intended...
Riham Hassan, Shawn A. Bohner, Sherif El-Kassas, M...
ISLPED
2005
ACM
147views Hardware» more  ISLPED 2005»
14 years 1 months ago
System level power and performance modeling of GALS point-to-point communication interfaces
Due to difficulties in distributing a single global clock signal over increasingly large chip areas, a globally asynchronous, locally synchronous design is considered a promising ...
Koushik Niyogi, Diana Marculescu
LCTRTS
1999
Springer
14 years 12 days ago
A Software Synthesis Tool for Distributed Embedded System Design
We present a design tool for automated synthesis of embedded systems on distributed COTS-based platforms. Our synthesis tool consists of (1) a graphical user interface for input o...
Dong-In Kang, Richard Gerber, Leana Golubchik, Jef...