Sciweavers

4887 search results - page 112 / 978
» System Level Design Using C
Sort
View
SIGCOMM
2009
ACM
15 years 11 months ago
Optimizing the BSD routing system for parallel processing
The routing architecture of the original 4.4BSD [3] kernel has been deployed successfully without major design modification for over 15 years. In the unified routing architectur...
Qing Li, Kip Macy
CODES
2004
IEEE
15 years 8 months ago
Analytical models for leakage power estimation of memory array structures
There is a growing need for accurate power models at the system level. Memory structures such as caches, Branch Target Buffers (BTBs), and register files occupy significant area i...
Mahesh Mamidipaka, Kamal S. Khouri, Nikil D. Dutt,...
ICALT
2006
IEEE
15 years 10 months ago
Adaptive e-Learning Methods and IMS Learning Design: An Integrated Approach
This position paper shows how several classical methods in adaptive learning can be addressed using IMS Learning Design. After a definition of four main questions to classify adap...
Daniel Burgos, Marcus Specht
ICECCS
2009
IEEE
166views Hardware» more  ICECCS 2009»
15 years 2 months ago
ASIIST: Application Specific I/O Integration Support Tool for Real-Time Bus Architecture Designs
In hard real-time systems such as avionics, computer board level designs are typically customized to meet specific reliability and real time requirements. This paper focuses on co...
Min-Young Nam, Rodolfo Pellizzoni, Lui Sha, Richar...
FORTE
1997
15 years 5 months ago
A Framework for Distributed Object-Oriented Testing
Distributed programming and object-oriented programming are two popular programming paradigms. The former is driven by advances in networking technology whereas the latter provide...
Alan C. Y. Wong, Samuel T. Chanson, Shing-Chi Cheu...