Sciweavers

12333 search results - page 13 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
DATE
2008
IEEE
167views Hardware» more  DATE 2008»
14 years 2 months ago
Accuracy-Adaptive Simulation of Transaction Level Models
Simulation of transaction level models (TLMs) is an established embedded systems design technique. Its use cases include virtual prototyping for early software development, platfo...
Martin Radetzki, Rauf Salimi Khaligh
ASPDAC
2008
ACM
107views Hardware» more  ASPDAC 2008»
13 years 10 months ago
Enabling run-time memory data transfer optimizations at the system level with automated extraction of embedded software metadata
The information about the run-time behavior of software applications is crucial for enabling system level optimizations for embedded systems. This embedded Software Metadata inform...
Alexandros Bartzas, Miguel Peón Quiró...
CORR
2006
Springer
106views Education» more  CORR 2006»
13 years 8 months ago
Checkbochs: Use Hardware to Check Software
In this paper, we present a system called Checkbochs, a machine simulator that checks rules about its guest operating system and applications at the hardware level. The properties...
Sorav Bansal
PDPTA
2003
13 years 9 months ago
The Application of Software Process Precedence Relationship Formalisms to Concurrent Hardware Systems
In this paper, precedence constraint combination formalisms defined in the software domain are used to define the behavior of hardware systems. Specifically, AND-join and various ...
Kenneth G. Ricks, David Jeff Jackson, B. Earl Well...
EURODAC
1995
IEEE
131views VHDL» more  EURODAC 1995»
13 years 11 months ago
System level design, a VHDL based approach
A hierarchical system design flow was developed to facilitate concurrent development and Time-to-Market reductions. The system design flow provides for codesign of (embedded) driv...
Joris van den Hurk, Edwin Dilling