12333 search results - page 146 / 2467 » System Level Modelling for Hardware Software Systems |
138
Voted
CISSE
2007
Springer
15 years 6 months ago
2007
Springer
- With a trend toward becoming more and more information based, enterprises constantly attempt to surpass the accomplishments of each other by improving their information activitie...
119
Voted
MICRO
2009
IEEE
15 years 9 months ago
2009
IEEE
Continued technology scaling is resulting in systems with billions of devices. Unfortunately, these devices are prone to failures from various sources, resulting in even commodity...
92
Voted
IPPS
1996
IEEE
15 years 6 months ago
1996
IEEE
Virtual memory-mapped communication (VMMC) is a communication model providing direct data transfer between the sender's and receiver's virtual address spaces. This model...
134
Voted
ASPLOS
2011
ACM
14 years 6 months ago
2011
ACM
The adoption of transactional memory is hindered by the high overhead of software transactional memory and the intrusive design changes required by previously proposed TM hardware...
128
Voted
CORR
2008
Springer
15 years 2 months ago
2008
Springer
: Performing dependability evaluation along with other analyses at architectural level allows both making architectural tradeoffs and predicting the effects of architectural decisi...