Sciweavers

897 search results - page 175 / 180
» System-Level Design for FPGAs
Sort
View
DATE
2006
IEEE
113views Hardware» more  DATE 2006»
14 years 1 months ago
Automatic ADL-based operand isolation for embedded processors
Cutting-edge applications of future embedded systems demand highest processor performance with low power consumption to get acceptable battery-life times. Therefore, low power opt...
Anupam Chattopadhyay, B. Geukes, David Kammler, Er...
BMCBI
2005
98views more  BMCBI 2005»
13 years 7 months ago
Iterative approach to model identification of biological networks
Background: Recent advances in molecular biology techniques provide an opportunity for developing detailed mathematical models of biological processes. An iterative scheme is intr...
Kapil G. Gadkar, Rudiyanto Gunawan, Francis J. Doy...
VEE
2012
ACM
234views Virtualization» more  VEE 2012»
12 years 2 months ago
REEact: a customizable virtual execution manager for multicore platforms
With the shift to many-core chip multiprocessors (CMPs), a critical issue is how to effectively coordinate and manage the execution of applications and hardware resources to overc...
Wei Wang, Tanima Dey, Ryan W. Moore, Mahmut Aktaso...
IROS
2007
IEEE
143views Robotics» more  IROS 2007»
14 years 1 months ago
Metrics for quantifying system performance in intelligent, fault-tolerant multi-robot teams
— Any system that has the capability to diagnose and recover from faults is considered to be a fault-tolerant system. Additionally, the quality of the incorporated fault-toleranc...
Balajee Kannan, Lynne E. Parker
AOSD
2005
ACM
14 years 29 days ago
An expressive aspect language for system applications with Arachne
C applications, in particular those using operating system level services, frequently comprise multiple crosscutting concerns: network protocols and security are typical examples ...
Rémi Douence, Thomas Fritz, Nicolas Loriant...