Sciweavers

816 search results - page 122 / 164
» System-Level Power Performance Analysis for Embedded Systems...
Sort
View
CODES
2009
IEEE
14 years 3 months ago
A high-level virtual platform for early MPSoC software development
Multiprocessor System-on-Chips (MPSoCs) are nowadays widely used, but the problem of their software development persists to be one of the biggest challenges for developers. Virtua...
Jianjiang Ceng, Weihua Sheng, Jerónimo Cast...
IPPS
2007
IEEE
14 years 3 months ago
United-FS: A Logical File System Providing a Single Image of Multiple Physical File Systems on NFS Server
NFS is considered to be the bottleneck in cluster computing environment because of its limited resources and centralized data management. With the development of hardware, NFS ser...
Huan Chen, Yi Zhao, Jin Xiong, Jie Ma, Ninghui Sun
CODES
2002
IEEE
14 years 2 months ago
Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures
Dynamic run-time scheduling in System-on-Chip platforms has become recently an active area of research because of the performance and power requirements of new applications. Moreo...
Juanjo Noguera, Rosa M. Badia
CODES
2000
IEEE
14 years 1 months ago
Task response time optimization using cost-based operation motion
We present a technique for task response time improvement based on the concept of code motion from the software domain. Relaxed Operation Motion (ROM) is a simple yet powerful app...
Bassam Tabbara, Abdallah Tabbara, Alberto L. Sangi...
ISLPED
2005
ACM
88views Hardware» more  ISLPED 2005»
14 years 2 months ago
PARE: a power-aware hardware data prefetching engine
Aggressive hardware prefetching often significantly increases energy consumption in the memory system. Experiments show that a major fraction of prefetching related energy degrad...
Yao Guo, Mahmoud Ben Naser, Csaba Andras Moritz