Sciweavers

392 search results - page 46 / 79
» System-level power estimation and optimization
Sort
View
ISVLSI
2003
IEEE
147views VLSI» more  ISVLSI 2003»
14 years 3 months ago
Automated Dynamic Memory Data Type Implementation Exploration and Optimization
The behavior of many algorithms is heavily determined by the input data. Furthermore, this often means that multiple and completely different execution paths can be followed, also...
Marc Leeman, Chantal Ykman-Couvreur, David Atienza...
EH
2004
IEEE
117views Hardware» more  EH 2004»
14 years 1 months ago
Multi-objective Optimization of a Parameterized VLIW Architecture
The use of Application Specific Instruction-set Processors (ASIP) in embedded systems is a solution to the problem of increasing complexity in the functions these systems have to ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...
APCCAS
2006
IEEE
271views Hardware» more  APCCAS 2006»
14 years 3 months ago
Leakage Optimized DECAP Design for FPGAs
— On-chip decoupling capacitors (Decaps) are widely used to mitigate on-chip power supply noise. At and below 100nm on-chip decaps face leakage and area overhead problems associa...
Balaji Vaidyanathan, Suresh Srinivasan, Yuan Xie, ...
JCB
2000
137views more  JCB 2000»
13 years 9 months ago
NOTUNG: A Program for Dating Gene Duplications and Optimizing Gene Family Trees
Large scale gene duplication is a major force driving the evolution of genetic functional innovation. Whole genome duplications are widely believed to have played an important rol...
Kevin Chen, Dannie Durand, Martin Farach-Colton
CVPR
2008
IEEE
14 years 11 months ago
Discriminative learning of visual words for 3D human pose estimation
This paper addresses the problem of recovering 3D human pose from a single monocular image, using a discriminative bag-of-words approach. In previous work, the visual words are le...
Huazhong Ning, Wei Xu, Yihong Gong, Thomas S. Huan...