3340 search results - page 135 / 668 » Teaching networking hardware |
142
click to vote
HOTOS
1999
IEEE
15 years 8 months ago
1999
IEEE
Today's fast-growing data-intensive network services place heavy demands on the backend servers that support them. This paper introduces ISTORE, an intelligent server archite...
132
Voted
MAM
2006
15 years 4 months ago
2006
FPGA placement and routing is time consuming, often serving as the major obstacle inhibiting a fast edit-compile-test loop in prototyping and development and the major obstacle pr...
135
click to vote
DATE
2006
IEEE
15 years 7 months ago
2006
IEEE
We present a methodology, an environment and supporting tools to map an application on a wireless sensor network (WSN). While the method is quite general, we use extensively an exa...
122
Voted
EUROPDS
1997
15 years 5 months ago
1997
In this paper, we follow a new path to arrive at the idea of a COMA — a Cache Only Memory Architecture. We show how the evolution of another architecture (ADARC) leads quite nat...
114
click to vote
IJES
2008
15 years 4 months ago
2008
: At Leiden Embedded Research Center (LERC), we are building a tool chain called Compaan/Laura that allows us to map rapidly and efficiently signal processing applications written ...