Sciweavers

1016 search results - page 101 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
VTS
2007
IEEE
129views Hardware» more  VTS 2007»
14 years 3 months ago
Supply Voltage Noise Aware ATPG for Transition Delay Faults
The sensitivity of very deep submicron designs to supply voltage noise is increasing due to higher path delay variations and reduced noise margins with supply noise scaling. The s...
Nisar Ahmed, Mohammad Tehranipoor, Vinay Jayaram
TOOLS
2000
IEEE
14 years 1 months ago
Testing-for-Trust: The Genetic Selection Model Applied to Component Qualification
This paper presents a method and a tool for building trustable OO components. The methodology is based on an integrated design and test approach for OO software components. It is ...
Benoit Baudry, Vu Le Hanh, Yves Le Traon
CSREAESA
2008
13 years 10 months ago
A Middleware for Model-Based Embedded Systems
To deal with the increasing complexity of embedded real-time systems the model-driven development approach has proven to be beneficial. The reduction of complexity achieved by the ...
Wolfgang Haberl, Jan Birke, Uwe Baumgarten
IJCNN
2006
IEEE
14 years 3 months ago
A computational intelligence-based criterion to detect non-stationarity trends
—The stationarity hypothesis is largely and implicitly assumed when designing classifiers (especially those for industrial applications) but it does not generally hold in practic...
Cesare Alippi, Manuel Roveri
JSS
2008
122views more  JSS 2008»
13 years 7 months ago
Traffic-aware stress testing of distributed real-time systems based on UML models using genetic algorithms
This report presents a model-driven, stress test methodology aimed at increasing chances of discovering faults related to network traffic in Distributed Real-Time Systems (DRTS). T...
Vahid Garousi, Lionel C. Briand, Yvan Labiche