Sciweavers

1016 search results - page 124 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
FPL
2009
Springer
161views Hardware» more  FPL 2009»
14 years 1 months ago
A multi-FPGA architecture for stochastic Restricted Boltzmann Machines
Although there are many neural network FPGA architectures, there is no framework for designing large, high-performance neural networks suitable for the real world. In this paper, ...
Daniel L. Ly, Paul Chow
AAAI
2007
13 years 11 months ago
Acquiring Visibly Intelligent Behavior with Example-Guided Neuroevolution
Much of artificial intelligence research is focused on devising optimal solutions for challenging and well-defined but highly constrained problems. However, as we begin creating...
Bobby D. Bryant, Risto Miikkulainen
JIRS
2010
112views more  JIRS 2010»
13 years 7 months ago
Development and Evaluation of a Chase View for UAV Operations in Cluttered Environments
Civilian applications for UAVs will bring these vehicles into low flying areas cluttered with obstacles such as building, trees, power lines, and more importantly civilians. The h...
James T. Hing, Keith W. Sevcik, Paul Y. Oh
ITC
1997
IEEE
80views Hardware» more  ITC 1997»
14 years 1 months ago
Scan Synthesis for One-Hot Signals
Tri-state buses and pass transistor logic are used in many complex applications to achieve high performance and small area. Such circuits often contain logic requiring one-hot sig...
Subhasish Mitra, LaNae J. Avra, Edward J. McCluske...
DATE
2010
IEEE
161views Hardware» more  DATE 2010»
14 years 2 months ago
BISD: Scan-based Built-In self-diagnosis
Abstract—Built-In Self-Test (BIST) is less often applied to random logic than to embedded memories due to the following reasons: Firstly, for a satisfiable fault coverage it may...
Melanie Elm, Hans-Joachim Wunderlich