Sciweavers

1016 search results - page 162 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
ACSAC
2006
IEEE
14 years 2 months ago
Known/Chosen Key Attacks against Software Instruction Set Randomization
Instruction Set Randomization (ISR) has been proposed as a form of defense against binary code injection into an executing program. One proof-of-concept implementation is Randomiz...
Yoav Weiss, Elena Gabriela Barrantes
RSP
2005
IEEE
155views Control Systems» more  RSP 2005»
14 years 2 months ago
Optimization Techniques for ADL-Driven RTL Processor Synthesis
Nowadays, Architecture Description Languages (ADLs) are getting popular to speed up the development of complex SoC design, by performing the design space explon a higher level of ...
Oliver Schliebusch, Anupam Chattopadhyay, Ernst Ma...
UML
2005
Springer
14 years 2 months ago
Lessons Learned from Developing a Dynamic OCL Constraint Enforcement Tool for Java
Analysis and design by contract allows the definition of a formal agreement between a class and its clients, expressing each party’s rights and obligations. Contracts written in ...
Wojciech J. Dzidek, Lionel C. Briand, Yvan Labiche
AMTA
2004
Springer
14 years 2 months ago
Interlingual Annotation for MT Development
MT systems that use only superficial representations, including the current generation of statistical MT systems, have been successful and useful. However, they will experience a p...
Florence Reeder, Bonnie J. Dorr, David Farwell, Ni...
ICPADS
2002
IEEE
14 years 1 months ago
Experiences in Building a Scalable Distributed Network Emulation System
Network emulation systems are widely used to explore the behavior of network protocols and to test and evaluate protocol implementations and applications. The major problem of net...
Pei Zheng, Lionel M. Ni