Sciweavers

1016 search results - page 43 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
ISMIS
2005
Springer
14 years 1 months ago
Statistical Database Modeling for Privacy Preserving Database Generation
Abstract. Testing of database applications is of great importance. Although various studies have been conducted to investigate testing techniques for database design, relatively fe...
Xintao Wu, Yongge Wang, Yuliang Zheng
ENTCS
2008
79views more  ENTCS 2008»
13 years 7 months ago
j-POST: a Java Toolchain for Property-Oriented Software Testing
Abstract. j-POST is an integrated toolchain for property-oriented software testing. This toolchain includes a test designer, a test generator, and a test execution engine. The test...
Yliès Falcone, Laurent Mounier, Jean-Claude...
EVOW
2006
Springer
13 years 11 months ago
GRACE: Generative Robust Analog Circuit Exploration
Abstract. We motivate and describe an analog evolvable hardware design platform named GRACE (i.e. Generative Robust Analog Circuit Exploration). GRACE combines coarse-grained, topo...
Michael A. Terry, Jonathan Marcus, Matthew Farrell...
CORR
2008
Springer
63views Education» more  CORR 2008»
13 years 7 months ago
A toolkit for a generative lexicon
In this paper we describe the conception of a software toolkit designed for the construction, maintenance and collaborative use of a Generative Lexicon. In order to ease its porta...
Patrick Henry, Christian Bassac
ICCAD
1996
IEEE
121views Hardware» more  ICCAD 1996»
13 years 12 months ago
Identification of unsettable flip-flops for partial scan and faster ATPG
State justification is a time-consuming operation in test generation for sequential circuits. In this paper, we present a technique to rapidly identify state elements (flip-flops)...
Ismed Hartanto, Vamsi Boppana, W. Kent Fuchs