Sciweavers

1016 search results - page 78 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
ICWL
2007
Springer
14 years 3 months ago
A Cloze Test Authoring System and Its Automation
Abstract. This paper presents a pilot system and discusses its possible extensions. In the first sections, we present a web-based test authoring system for English grammar and voca...
Ayako Hoshino, Hiroshi Nakagawa
DAC
1998
ACM
14 years 10 months ago
Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?
Commercial tools for standard-cell based datapath design are here classed according to design flows, and the advantages of each class are discussed with the results of two test ci...
Alexander Grießing, Paolo Ienne
ENTCS
2006
176views more  ENTCS 2006»
13 years 9 months ago
Automatic Formal Synthesis of Hardware from Higher Order Logic
A compiler that automatically translates recursive function definitions in higher order logic to clocked synchronous hardware is described. Compilation is by mechanised proof in t...
Mike Gordon, Juliano Iyoda, Scott Owens, Konrad Sl...
CEC
2008
IEEE
13 years 9 months ago
Design and implementation of a patterns recognition system for analysis of biological liquids
Given the great amount of data that are generated of the experiments to analyze information of extracted chemical fluids of the brain of a rodent, arises the necessity to design an...
Jose Aguilar, Luis Hernandez, Anny Olivar
DFT
2006
IEEE
203views VLSI» more  DFT 2006»
14 years 3 months ago
Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...
Ondrej Novák, Zdenek Plíva, Jiri Jen...