DAC 1998 - PDF Preprint Papers

DAC 1998 Design Automation Conference

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed DAC-1998 Paper

click to vote

DAC
1998
ACM

292views Computer Architecture» more DAC 1998»

Extending Moment Computation to 2-Port Circuit Representations

14 years 3 months ago

Download www.cecs.uci.edu

Fang-Jou Liu, Chung-Kuan Cheng

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	292	Extending Moment Computation to 2-Port Circuit Representations	claim
2	234	Enhanced Visibility and Performance in Functional Verification by Reconstruction	claim
3	208	Design Methodology of a 200MHz Superscalar Microprocessor: SH-4	claim
4	194	A Case Study in Embedded System Design: An Engine Control Unit	claim
5	184	Efficient Coloring of a Large Spectrum of Graphs	claim
6	183	Figures of Merit to Characterize the Importance of On-Chip Inductance	claim
7	181	Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement	claim
8	181	Arithmetic Optimization Using Carry-Save-Adders	claim
9	178	Rate Optimal VLSI Design from Data Flow Graph	claim
10	175	A Fast Hierarchical Algorithm for 3-D Capacitance Extraction	claim
11	172	OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification	claim
12	171	A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects	claim
13	167	Power Considerations in the Design of the Alpha 21264 Microprocessor	claim
14	166	Watermarking Techniques for Intellectual Property Protection	claim
15	162	Design of a SPDIF Receiver Using Protocol Compiler	claim
16	162	A Multiprocessor DSP System Using PADDI-2	claim
17	160	Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability	claim
18	158	Design and Analysis of Power Distribution Networks in PowerPC Microprocessors	claim
19	157	Automatic Synthesis of Interfaces Between Incompatible Protocols	claim
20	157	Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation	claim
21	156	Global Routing with Crosstalk Constraints	claim
22	154	Computational Kernels and their Application to Sequential Power Optimization	claim
23	154	Code Compression for Embedded Systems	claim
24	154	Efficient Analog Test Methodology Based on Adaptive Algorithms	claim
25	153	Congestion Driven Quadratic Placement	claim
26	149	Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance	claim
27	148	Approximation and Decomposition of Binary Decision Diagrams	claim
28	147	Power Optimization of Variable Voltage Core-Based Systems	claim
29	147	Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor	claim
30	146	Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver	claim
31	145	Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs	claim
32	143	Design and Implementation of the NUMAchine Multiprocessor	claim
33	143	Reducing Power in High-Performance Microprocessors	claim
34	139	Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication	claim
35	139	M32: A Constructive multilevel Logic Synthesis System	claim
36	138	Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics	claim
37	138	Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis	claim
38	138	Efficient Boolean Division and Substitution	claim
39	137	Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment	claim
40	137	Data Security for Web-based CAD	claim
41	137	Table-Lookup Methods for Improved Performance-Driven Routing	claim
42	137	Layout Techniques for Minimizing On-Chip Interconnect Self Inductance	claim
43	137	Delay-Optimal Technology Mapping by DAG Covering	claim
44	134	Buffer Insertion for Noise and Delay Optimization	claim
45	133	A Programming Environment for the Design of Complex High Speed ASICs	claim
46	133	Automated Composition of Hardware Components	claim
47	132	Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation	claim
48	132	Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques	claim
49	131	Policy Optimization for Dynamic Power Management	claim
50	131	Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions	claim
51	130	Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems	claim
52	128	Fault-Simulation Based Design Error Diagnosis for Sequential Circuits	claim
53	127	Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data	claim
54	126	A Methodology for Guided Behavioral-Level Optimization	claim
55	125	Virtual Chip: Making Functional Models Work on Real Target Systems	claim
56	123	Design Methodologies for Noise in Digital Integrated Circuits	claim
57	122	Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?	claim
58	121	Timing and Crosstalk Driven Area Routing	claim
59	119	A Tool for Performance Estimation of Networked Embedded End-systems	claim
60	119	A Top-Down Design Environment for Developing Pipelined Datapaths	claim
61	118	Planning for Performance	claim
62	117	Functional Verification of Large ASICs	claim
63	117	Finite State Machine Decomposition For Low Power	claim
64	116	A Statistical Performance Simulation Methodology for VLSI Circuits	claim
65	112	WELD - An Environment for Web-based Electronic Design	claim
66	112	Robust IP Watermarking Methodologies for Physical Design	claim
67	112	Introducing Redundant Computations in a Behavior for Reducing BIST Resources	claim
68	111	Approximate Reachability with BDDs Using Overlapping Projections	claim
69	111	A Geographically Distributed Framework for Embedded System Design and Validation	claim
70	110	Software Synthesis of Process-Based Concurrent Programs	claim
71	110	Hybrid Verification Using Saturated Simulation	claim
72	109	MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns	claim
73	109	Technology Mapping for Large Complex PLDs	claim
74	108	Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs	claim
75	108	MetaCore: An Application Specific DSP Development System	claim
76	104	A Video Signal Processor for MIMD Multiprocessing	claim
77	103	Incremental CTL Model Checking Using BDD Subsetting	claim
78	101	Framework Encapsulations: A New Approach to CAD Tool Interoperability	claim
79	100	Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce	claim
80	98	Optimal FPGA Mapping and Retiming with Efficient Initial State Computation	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers