Sciweavers

1016 search results - page 79 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
DAC
1996
ACM
14 years 1 months ago
Glitch Analysis and Reduction in Register Transfer Level
: We presentdesign-for-low-power techniques based on glitch reduction for register-transfer level circuits. We analyze the generation and propagation of glitches in both the contro...
Anand Raghunathan, Sujit Dey, Niraj K. Jha
ACMSE
2004
ACM
14 years 2 months ago
Specification-driven automated testing of GUI-based Java programs
This paper presents a specification-driven approach to test automation for GUI-based JAVA programs as an alternative to the use of capture/replay. The NetBeans Jemmy library provi...
Yanhong Sun, Edward L. Jones
IJOE
2007
107views more  IJOE 2007»
13 years 9 months ago
Learning Digital Test and Diagnostics via Internet
: An environment targeted to e-learning is presented for teaching design and test of electronic systems. The environment consists of a set of Java applets, and of web based access ...
Raimund Ubar, Artur Jutman, Margus Kruus, Elmet Or...
KBSE
2007
IEEE
14 years 3 months ago
Evacon: a framework for integrating evolutionary and concolic testing for object-oriented programs
Achieving high structural coverage such as branch coverage in objectoriented programs is an important and yet challenging goal due to two main challenges. First, some branches inv...
Kobi Inkumsah, Tao Xie
IEEEPACT
2000
IEEE
14 years 1 months ago
Global Register Partitioning
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
Jason Hiser, Steve Carr, Philip H. Sweany