Sciweavers

1016 search results - page 97 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
IROS
2006
IEEE
138views Robotics» more  IROS 2006»
14 years 3 months ago
Hardware-in-the-loop Test Rig to Capture Aerial Robot and Sensor Suite Performance Metrics
Fully autonomous aerial robots are needed to accomplish near-Earth missions such as search and rescue, and bio-chemical sensing. Recent advances in sensor technologies ([6], [8], ...
Vefa Narli, Paul Y. Oh
KR
2000
Springer
14 years 19 days ago
An Environment for Merging and Testing Large Ontologies
Large-scale ontologies are becoming an essential component of many applications including standard search (such as Yahoo and Lycos), ecommerce (such as Amazon and eBay), configura...
Deborah L. McGuinness, Richard Fikes, James Rice, ...
MEMOCODE
2007
IEEE
14 years 3 months ago
Scheduling as Rule Composition
Bluespec is a high-level hardware description language used for architectural exploration, hardware modeling and synthesis of semiconductor chips. In Bluespec, one views hardware ...
Nirav Dave, Arvind, Michael Pellauer
ASAP
2008
IEEE
161views Hardware» more  ASAP 2008»
13 years 11 months ago
Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards
In this paper, we propose a novel multi-code turbo decoder architecture for 4G wireless systems. To support various 4G standards, a configurable multi-mode MAP (maximum a posterio...
Yang Sun, Yuming Zhu, Manish Goel, Joseph R. Caval...
TCAD
2008
103views more  TCAD 2008»
13 years 9 months ago
Topology-Based Performance Analysis and Optimization of Latency-Insensitive Systems
Latency-insensitive protocols allow system-on-chip (SoC) engineers to decouple the design of the computing cores from the design of the intercore communication channels while follo...
Rebecca L. Collins, Luca P. Carloni