Sciweavers

1016 search results - page 98 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
HASKELL
2007
ACM
14 years 28 days ago
Haskell program coverage
We describe the design, implementation and use of HPC, a toolkit to record and display Haskell Program Coverage. HPC includes tools that instrument Haskell programs to record prog...
Andy Gill, Colin Runciman
ICFP
2005
ACM
14 years 9 months ago
Acute: high-level programming language design for distributed computation
Existing languages provide good support for typeful programming of standalone programs. In a distributed system, however, there may be interaction between multiple instances of ma...
Peter Sewell, James J. Leifer, Keith Wansbrough, F...
FCCM
2007
IEEE
107views VLSI» more  FCCM 2007»
14 years 3 months ago
Optimizing Logarithmic Arithmetic on FPGAs
This paper proposes optimizations of the methods and parameters used in both mathematical approximation and hardware design for logarithmic number system (LNS) arithmetic. First, ...
Haohuan Fu, Oskar Mencer, Wayne Luk
HPCA
2006
IEEE
14 years 9 months ago
Completely verifying memory consistency of test program executions
An important means of validating the design of commercial-grade shared memory multiprocessors is to run a large number of pseudo-random test programs on them. However, when intent...
Chaiyasit Manovit, Sudheendra Hangal
AEI
1999
134views more  AEI 1999»
13 years 8 months ago
Automatic design synthesis with artificial intelligence techniques
Design synthesis represents a highly complex task in the field of industrial design. The main difficulty in automating it is the definition of the design and performance spaces, i...
Francisco J. Vico, Francisco J. Veredas, Jos&eacut...