Sciweavers

1016 search results - page 99 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
DATE
2002
IEEE
101views Hardware» more  DATE 2002»
14 years 2 months ago
Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter
The systematic design of a high-speed, high-accuracy Nyquist A/D converter is proposed. The presented design methodology covers the complete flow and is supported by software tool...
Jan Vandenbussche, Erik Lauwers, K. Uyttenhove, Mi...
HUC
2004
Springer
14 years 2 months ago
The Iterative Design Process of a Location-Aware Device for Group Use
Abstract. We present our approach to the design of two generations of outdoors device that enable visitors to view 3D historical reconstructions when exploring present day sites. R...
Holger Schnädelbach, Boriana Koleva, Michael ...
GECCO
2007
Springer
188views Optimization» more  GECCO 2007»
14 years 3 months ago
Using genetic algorithms for naval subsystem damage assessment and design improvements
Some auxiliary systems of next generation naval ships will utilize distributed automatic control. Such distributed control systems will use interconnected sensors, actuators, cont...
Christopher McCubbin, David Scheidt, Oliver Bandte...
GECCO
2007
Springer
167views Optimization» more  GECCO 2007»
14 years 3 months ago
Genetically designed heuristics for the bin packing problem
The bin packing problem (BPP) is a real-world problem that arises in different industrial applications related to minimization of space or time. The aim of this research is to au...
Oana Muntean
ISCAS
2005
IEEE
184views Hardware» more  ISCAS 2005»
14 years 2 months ago
An adaptive, truly background calibration method for high speed pipeline ADC design
: This paper presents a self-calibration method for designing high speed pipeline ADCs. Unlike all existing calibration algorithms, the proposed calibration does not insert any tes...
Degang Chen, Zhongjun Yu, Randall L. Geiger