Sciweavers

55 search results - page 7 / 11
» Test Strategies for Low Power Devices
Sort
View
ARVLSI
2001
IEEE
305views VLSI» more  ARVLSI 2001»
13 years 10 months ago
Logic Design Considerations for 0.5-Volt CMOS
As the operating supply voltage for commercial CMOS devices falls below 2 V, research activities are underway to develop CMOS integrated circuits that can operate at supply voltag...
K. Joseph Hass, Jack Venbrux, Prakash Bhatia
GLVLSI
2006
IEEE
193views VLSI» more  GLVLSI 2006»
14 years 23 days ago
Optimizing noise-immune nanoscale circuits using principles of Markov random fields
As CMOS devices and operating voltages are scaled down, noise and defective devices will impact the reliability of digital circuits. Probabilistic computing compatible with CMOS o...
Kundan Nepal, R. Iris Bahar, Joseph L. Mundy, Will...
WCNC
2008
IEEE
14 years 1 months ago
Cooperative Communications Using Scalable, Medium Block-length LDPC Codes
Abstract— Cooperative communications has received increasing attention in recent years because of the ubiquity of wireless devices. Each year more mobile computing devices enter ...
Marjan Karkooti, Joseph R. Cavallaro
GLVLSI
2003
IEEE
180views VLSI» more  GLVLSI 2003»
13 years 12 months ago
3D direct vertical interconnect microprocessors test vehicle
The current trends in high performance integrated circuits are towards faster and more powerful circuits in the giga-hertz range and even further. As the more complex Integrated C...
John Mayega, Okan Erdogan, Paul M. Belemjian, Kuan...
DELTA
2008
IEEE
14 years 1 months ago
A Single-Stage SEPIC PFC Converter for Multiple Lighting LED Lamps
—This paper presents a SEPIC PFC converter for driving multiple lighting LED lamps. With the aid of this converter, high power factor and high efficiency can be achieved by a sim...
Hsiu-Ming Huang, Shih-Hsiung Twu, Shih-Jen Cheng, ...