Sciweavers

18094 search results - page 3505 / 3619
» The Architecture of Secure Systems
Sort
View
WCRE
2009
IEEE
16 years 21 days ago
FAMOOSr 2009 - Workshop on FAMIX and Moose in Software Reengineering
The increasing amount of data available about software systems poses new challenges for re- and reverse engineering research, as the proposed approaches need to scale. In this con...
Simon Denier, Tudor Gîrba
ICPP
2009
IEEE
16 years 18 days ago
Speeding Up Distributed MapReduce Applications Using Hardware Accelerators
—In an attempt to increase the performance/cost ratio, large compute clusters are becoming heterogeneous at multiple levels: from asymmetric processors, to different system archi...
Yolanda Becerra, Vicenç Beltran, David Carr...
ICPPW
2009
IEEE
16 years 18 days ago
Multiprocessor Synchronization and Hierarchical Scheduling
Multi-core architectures have received significant interest as thermal and power consumption problems limit further increase of speed in single-cores. In the multi-core research ...
Farhang Nemati, Moris Behnam, Thomas Nolte
IISWC
2009
IEEE
16 years 18 days ago
SD-VBS: The San Diego Vision Benchmark Suite
—In the era of multi-core, computer vision has emerged as an exciting application area which promises to continue to drive the demand for both more powerful and more energy effi...
Sravanthi Kota Venkata, Ikkjin Ahn, Donghwan Jeon,...
MICRO
2009
IEEE
132views Hardware» more  MICRO 2009»
16 years 18 days ago
EazyHTM: eager-lazy hardware transactional memory
Transactional Memory aims to provide a programming model that makes parallel programming easier. Hardware implementations of transactional memory (HTM) suffer from fewer overhead...
Sasa Tomic, Cristian Perfumo, Chinmay Eishan Kulka...
« Prev « First page 3505 / 3619 Last » Next »