Sciweavers

287 search results - page 16 / 58
» The Case for a Single-Chip Multiprocessor
Sort
View
EJC
2008
13 years 7 months ago
Locating sensors in paths and cycles: The case of 2-identifying codes
For a graph G and a set D V (G), define Nr[x] = {xi V (G) : d(x, xi) r} (where d(x, y) is graph theoretic distance) and Dr(x) = Nr[x] D. D is known as an r-identifying code if...
David L. Roberts, Fred S. Roberts
DAC
2007
ACM
14 years 9 months ago
The Case for Low-Power Photonic Networks on Chip
Packet-switched networks on chip (NoC) have been advocated as a natural communication mechanism among the processing cores in future chip multiprocessors (CMP). However, electroni...
Assaf Shacham, Keren Bergman, Luca P. Carloni
ESTIMEDIA
2004
Springer
14 years 1 months ago
Application design trajectory towards reusable coprocessors MPEG case study
This paper presents a structured application design trajectory to transform media-processing applications— modeled as Kahn process network—into a set of functionspecific hardw...
Martijn J. Rutten, Om Prakash Gangwal, Jos T. J. v...
DATE
2007
IEEE
97views Hardware» more  DATE 2007»
14 years 2 months ago
Feasibility intervals for multiprocessor fixed-priority scheduling of arbitrary deadline periodic systems
In this paper we study the global scheduling of periodic task systems with arbitrary deadlines upon identical multiprocessor platforms. We first show two very general properties ...
Liliana Cucu, Joël Goossens
ASAP
2005
IEEE
108views Hardware» more  ASAP 2005»
14 years 2 months ago
Using Symbolic Feasibility Tests during Design Space Exploration of Heterogeneous Multi-Processor Systems
The task of automatic design space exploration of heterogeneous multi-processor systems is often tackled with Evolutionary Algorithms. In this paper, we propose a novel approach i...
Thomas Schlichter, Christian Haubelt, Frank Hannig...