Sciweavers

619 search results - page 79 / 124
» The Design and Implementation of a Certifying Compiler
Sort
View
EUROMICRO
1998
IEEE
14 years 1 months ago
Hardware to Software Migration with Real-Time Thread Integration
This paper introduces thread integration, a new method of providing low-cost concurrency for microcontrollers and microprocessors. This post-pass compiler technology effectively i...
Alexander G. Dean, John Paul Shen
IPPS
1998
IEEE
14 years 1 months ago
Toward Embedded Development from Advanced Khoros
Current practice in the design of application software for high-performance embedded computing systems is characterized by long development times, lack of interoperability with ot...
Joe Fogler, Thomas Robey, Mark Young
ISCA
1998
IEEE
114views Hardware» more  ISCA 1998»
14 years 1 months ago
The MIT Alewife Machine: Architecture and Performance
Alewife is a multiprocessor architecture that supports up to 512 processing nodes connected over a scalable and cost-effective mesh network at a constant cost per node. The MIT Al...
Anant Agarwal, Ricardo Bianchini, David Chaiken, K...
VLDB
1999
ACM
113views Database» more  VLDB 1999»
14 years 1 months ago
Hyper-Programming in Java
Hyper-programming is a technology only available in persistent systems, since hyper-program source code contains both text and links to persistent objects. A hyper-programming sys...
Evangelos Zirintsis, Graham N. C. Kirby, Ronald Mo...
HPDC
1997
IEEE
14 years 29 days ago
Optimizing Layered Communication Protocols
Layering of protocols o ers several well-known advantages, but typically leads to performance ine ciencies. We present a model for layering, and point out where the performance pr...
Mark Hayden, Robbert van Renesse