Sciweavers

867 search results - page 116 / 174
» The Design and Performance of a Conflict-Avoiding Cache
Sort
View
ASPLOS
1994
ACM
15 years 10 months ago
Compiler Optimizations for Improving Data Locality
In the past decade, processor speed has become significantly faster than memory speed. Small, fast cache memories are designed to overcome this discrepancy, but they are only effe...
Steve Carr, Kathryn S. McKinley, Chau-Wen Tseng
IEEEPACT
2005
IEEE
15 years 11 months ago
Characterization of TCC on Chip-Multiprocessors
Transactional Coherence and Consistency (TCC) is a novel coherence scheme for shared memory multiprocessors that uses programmer-defined transactions as the fundamental unit of p...
Austen McDonald, JaeWoong Chung, Hassan Chafi, Chi...
CGO
2003
IEEE
15 years 9 months ago
METRIC: Tracking Down Inefficiencies in the Memory Hierarchy via Binary Rewriting
In this paper, we present METRIC, an environment for determining memory inefficiencies by examining data traces. METRIC is designed to alter the performance behavior of applicatio...
Jaydeep Marathe, Frank Mueller, Tushar Mohan, Bron...
VLDB
1995
ACM
113views Database» more  VLDB 1995»
15 years 9 months ago
Efficient Incremental Garbage Collection for Client-Server Object Database Systems
We describe an eficient server-based algorithm for garbage collecting object-oriented databases in a client/server environment. The algorithm is incremental and runs concurrently ...
Laurent Amsaleg, Michael J. Franklin, Olivier Grub...
VEE
2012
ACM
239views Virtualization» more  VEE 2012»
14 years 1 months ago
Transparent dynamic instrumentation
Process virtualization provides a virtual execution environment within which an unmodified application can be monitored and controlled while it executes. The provided layer of co...
Derek Bruening, Qin Zhao, Saman P. Amarasinghe