4015 search results - page 141 / 803 » The Future of Software Performance Engineering |
151
Voted
EUROSYS
2007
ACM
15 years 6 months ago
2007
ACM
Hardware trends suggest that large-scale CMP architectures, with tens to hundreds of processing cores on a single piece of silicon, are iminent within the next decade. While exist...
135
click to vote
LCTRTS
2004
Springer
15 years 10 months ago
2004
Springer
Existing software thread integration (STI) methods provide synchronous thread progress within integrated functions. For the remaining, non-integrated portions of the secondary (or...
125
click to vote
SERP
2003
15 years 6 months ago
2003
The University Class Scheduler (UCS) presented in this paper is a novel scheduling tool intended to be used by universities to schedule classes into classrooms. In essence, UCS al...
148
click to vote
FPL
2010
Springer
15 years 2 months ago
2010
Springer
When utilizing reconfigurable hardware there are many applications that will require more memory than is available in a single hardware block. While FPGAs have tools and mechanisms...
156
click to vote
CCECE
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper presents a hardware/software co-design for Multi Protocol Label Switching (MPLS) using RSVP-TE as a signaling protocol. MPLS is the protocol framework on which the atte...