Sciweavers

237 search results - page 38 / 48
» The Garp Architecture and C Compiler
Sort
View
HIPEAC
2009
Springer
14 years 1 months ago
Deriving Efficient Data Movement from Decoupled Access/Execute Specifications
Abstract. On multi-core architectures with software-managed memories, effectively orchestrating data movement is essential to performance, but is tedious and error-prone. In this p...
Lee W. Howes, Anton Lokhmotov, Alastair F. Donalds...
APCSAC
2005
IEEE
14 years 3 months ago
Comparing Low-Level Behavior of SPEC CPU and Java Workloads
Java workloads are becoming more prominent on a wide range of computing devices. In contrast to so-called traditional workloads written in C and Fortran, Java workloads are object-...
Andy Georges, Lieven Eeckhout, Koen De Bosschere
SIMUTOOLS
2008
13 years 11 months ago
Implementing MAC protocols for cooperative relaying: a compiler-assisted approach
Evaluating the performance of a cooperative relaying protocol requires an implementation for simulators and/or software-defined radios (SDRs) with an appropriate model for error d...
Hermann S. Lichte, Stefan Valentin
SAS
2007
Springer
108views Formal Methods» more  SAS 2007»
14 years 3 months ago
Programming Language Design and Analysis Motivated by Hardware Evolution
Abstract. Silicon chip design has passed a threshold whereby exponentially increasing transistor density (Moore’s Law) no longer translates into increased processing power for si...
Alan Mycroft
MICRO
2010
IEEE
156views Hardware» more  MICRO 2010»
13 years 8 months ago
Explicit Communication and Synchronization in SARC
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
Manolis Katevenis, Vassilis Papaefstathiou, Stamat...