Sciweavers

237 search results - page 42 / 48
» The Garp Architecture and C Compiler
Sort
View
HPCA
2002
IEEE
14 years 10 months ago
The Minimax Cache: An Energy-Efficient Framework for Media Processors
This work is based on our philosophy of providing interlayer system-level power awareness in computing systems [26, 27]. Here, we couple this approach with our vision of multipart...
Osman S. Unsal, Israel Koren, C. Mani Krishna, Csa...
SIGMOD
2005
ACM
159views Database» more  SIGMOD 2005»
14 years 10 months ago
System RX: One Part Relational, One Part XML
This paper describes the overall architecture and design aspects of a hybrid relational and XML database system called System RX. We believe that such a system is fundamental in t...
Kevin S. Beyer, Roberta Cochrane, Vanja Josifovski...
LCTRTS
2005
Springer
14 years 3 months ago
Probabilistic source-level optimisation of embedded programs
Efficient implementation of DSP applications is critical for many embedded systems. Optimising C compilers for embedded processors largely focus on code generation and instructio...
Björn Franke, Michael F. P. O'Boyle, John Tho...
FCCM
2003
IEEE
133views VLSI» more  FCCM 2003»
14 years 3 months ago
Floating Point Unit Generation and Evaluation for FPGAs
Most commercial and academic floating point libraries for FPGAs provide only a small fraction of all possible floating point units. In contrast, the floating point unit generat...
Jian Liang, Russell Tessier, Oskar Mencer
ICS
2001
Tsinghua U.
14 years 2 months ago
Computer aided hand tuning (CAHT): "applying case-based reasoning to performance tuning"
For most parallel and high performance systems, tuning guides provide the users with advices to optimize the execution time of their programs. Execution time may be very sensitive...
Antoine Monsifrot, François Bodin