2424 search results - page 136 / 485 » The High Level Architecture for Simulations |
MICRO
2010
IEEE
13 years 6 months ago
2010
IEEE
Efficient management of last level caches (LLCs) plays an important role in bridging the performance gap between processor cores and main memory. This paper is motivated by two key...
PAM
2004
Springer
14 years 2 months ago
2004
Springer
Given that the global DNS system, especially at the higher root and top-levels, experiences significant query loads, we seek to answer the following questions: (1) How does the ch...
ICCAD
2003
IEEE
14 years 5 months ago
2003
IEEE
Recent efforts in adapting computer networks into system-on-chip (SOC), or network-on-chip, present a setback to the traditional computer systems for the lack of effective program...
SIGMOD
1992
ACM
14 years 1 months ago
1992
ACM
: The use of non-volatile semiconductor memory within an extended storage hierarchy promises significant performance improvements for transaction processing. Although page-addressa...
AHS
2006
IEEE
14 years 3 months ago
2006
IEEE
This paper describes the architecture of our dynamically reconfigurable Network-on-Chip (NoC) architecture that has been proposed for reconfigurable Multiprocessor system-on-chip ...