Sciweavers

2424 search results - page 191 / 485
» The High Level Architecture for Simulations
Sort
View
ISCAS
2005
IEEE
135views Hardware» more  ISCAS 2005»
15 years 11 months ago
Dual use of power lines for data communications in a system-on-chip environment
—We propose to use power pins to simultaneously carry data signals while delivering its power. A direct superposition of a data signal on a power pin would fail due to an inheren...
Woo Cheol Chung, Dong Sam Ha, Hyung-Jin Lee
MICRO
1998
IEEE
79views Hardware» more  MICRO 1998»
15 years 10 months ago
Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures
The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers...
David López, Josep Llosa, Mateo Valero, Edu...
MKWI
2008
126views Business» more  MKWI 2008»
15 years 7 months ago
A Software Architecture for Grid Utilisation in Business Workflows
: Within an enterprise various information systems have to be run. Enterprise Application Integration (EAI) has become a well-established way to integrate such heterogeneous busine...
Stefan Gudenkauf, Wilhelm Hasselbring, Felix Heine...
COMCOM
2002
120views more  COMCOM 2002»
15 years 5 months ago
The Cyclone Server Architecture: streamlining delivery of popular content
Abstract-We propose a new webserver architecture optimized for delivery of large, popular files. Delivery of such files currently pose a scalability problem for conventional conten...
Stanislav Rost, John W. Byers, Azer Bestavros
CCS
2011
ACM
14 years 6 months ago
MIDeA: a multi-parallel intrusion detection architecture
Network intrusion detection systems are faced with the challenge of identifying diverse attacks, in extremely high speed networks. For this reason, they must operate at multi-Giga...
Giorgos Vasiliadis, Michalis Polychronakis, Sotiri...